

ABSTRACT:

A processor executes image processing under control of a clock facility, such that a sequence of C effective clock cycles will effect a processing operation of a predetermined amount of image information. In particular, the processor has programming means for implementing programmable stall clock cycles interspersed between the effective clock cycles for implementing a programmable slowdown factor S , such that a modified number of $C*S$ overall clock cycles will effect processing of the predetermined amount of image information.

FIGURE: 2

5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100